|
1 Genesis of PLD's, Market Players, and Tools |
|
|
1 | (18) |
|
1.1 Brief Insight of Microprocessor, Microcontroller and PLD's |
|
|
2 | (2) |
|
1.1.1 Selection of Technology Based on Application |
|
|
3 | (1) |
|
|
4 | (3) |
|
1.2.1 When to Choose a PLD? |
|
|
6 | (1) |
|
1.3 Major Players in the Market and Their Product Specialties |
|
|
7 | (3) |
|
1.3.1 Overview of Xilinx Products (www.Xilinx.com) |
|
|
7 | (1) |
|
1.3.2 Overview of Altera Products (www.altera.com) |
|
|
8 | (2) |
|
1.3.3 Overview of Lattice (http://www.latticesemi.com/) |
|
|
10 | (1) |
|
1.3.4 Overview of QuickLogic (www.Quicklogic.com) |
|
|
10 | (1) |
|
1.4 Overview of Software Tools |
|
|
10 | (9) |
|
1.4.1 Programming Aspects of VHDL |
|
|
11 | (3) |
|
1.4.2 Programming Aspects of Verilog |
|
|
14 | (2) |
|
1.4.3 Programming Aspects of ABEL |
|
|
16 | (3) |
|
2 Getting Hands on Altera® Quartus® II Software |
|
|
19 | (20) |
|
2.1 Installation of Software |
|
|
20 | (1) |
|
2.2 Setting Up of License |
|
|
21 | (1) |
|
2.3 Creation of First Embedded System Project |
|
|
22 | (6) |
|
2.4 Project Building and Compilation |
|
|
28 | (7) |
|
2.5 Programming and Configuring the FPGA Device |
|
|
35 | (4) |
|
3 Building Simple Applications with FPGA |
|
|
39 | (34) |
|
3.1 Implementation of 8:1 Multiplexer |
|
|
39 | (11) |
|
3.2 Implementation of Encoder/Decoder and Priority Encoder |
|
|
50 | (8) |
|
3.3 Universal Shift Register |
|
|
58 | (4) |
|
|
62 | (3) |
|
3.5 Implementation of Memory |
|
|
65 | (2) |
|
3.6 Traffic Light Controller |
|
|
67 | (6) |
|
4 Building Embedded Systems Using Soft DP Cores |
|
|
73 | (6) |
|
|
74 | (1) |
|
4.2 Soft Core Processors for Embedded Systems |
|
|
74 | (1) |
|
4.3 A Survey of Soft Core Processors |
|
|
75 | (1) |
|
4.3.1 Commercial Cores and Tools |
|
|
75 | (1) |
|
|
76 | (1) |
|
4.3.3 Comparison of Soft Core Processors |
|
|
76 | (1) |
|
4.4 Soft Processor Cores of Altera |
|
|
76 | (2) |
|
|
78 | (1) |
|
5 How to Build First Nios II System |
|
|
79 | (24) |
|
5.1 Creating the Advanced Quartus II Project |
|
|
81 | (1) |
|
5.2 Creation and Generation of NIOS II System by Using SOPC Builder |
|
|
81 | (6) |
|
5.3 Nios II System Integration into a Quartus II Project |
|
|
87 | (5) |
|
5.4 Programming and Configuration Cyclone U Device on the DE2 Board |
|
|
92 | (2) |
|
5.5 Creating C/C++ Program Using Nios II DDE |
|
|
94 | (5) |
|
|
94 | (5) |
|
5.6 Running and Testing It on Target Board |
|
|
99 | (4) |
|
6 Case Studies Using Altera Nios n |
|
|
103 | |
|
6.1 Blinking of LEDs in Different Patterns |
|
|
104 | (2) |
|
6.2 Display of Scrolling Text on LCD |
|
|
106 | (4) |
|
6.3 Interfacing of Digital Camera |
|
|
110 | (6) |
|
6.4 Multiprocessor Communication for Parallel Processing |
|
|
116 | (4) |
|
6.5 Robotic ARM Controlled Over Ethernet |
|
|
120 | (13) |
|
6.6 Multivariate System Implementation |
|
|
133 | (7) |
|
6.7 Matrix Crunching on Altera DE2 Board |
|
|
140 | (6) |
|
6.8 Reading from the Flash (Web Application) |
|
|
146 | |